Abstract
Introduction
The use of vertical channel MOSFETs provides a route to very short channel devices within a more relaxed lithographic process. The channel length can be defined in a very well-controlled manner by either epitaxy or ion-implantation. For the devices to be competitive for mainstream logic application, very short channels must be demonstrated. One problem is the difficulty of achieving doping variation laterally across the turret, for threshold and short channel effect (SCE) control. This means that the high body doping required to obviate SCE effects produce unacceptably high threshold voltages for the 50nm technology node. We address this issue by proposing growth of a thin, low doped epitaxial layer over the etched turret to produce a retrograde channel. Further problems are the control of source/drain doping diffusion, particularly in the case of the p-MOST, and parasitic bipolar transistor action. The latter is of more concern in the case of the n-MOST due to the higher ionisation coefficient for electrons. We propose to limit these effects by the use of a so-called dielectric pocket. This concept has also been shown to bring other benefits for threshold voltage roll-off [1] . The work presented constitutes an initial study to demonstrate feasibility. Figures 1a,b) show the structures used in the simulations. Figure 1a) represents a simple, 'baseline' technology similar to that demonstrated in [2] . A 1µm wide turret was used with a somewhat conservative 3nm gate oxide. The body doping concentration was set at 5x10 18 cm -3 (As). This high concentration was used so that a comparison could be made with the retrograde/pocket device which is seen to require this high level of doping to attain acceptable threshold voltage and offcurrents, as will be shown. Figure 1b) shows the design including the retrograde and dielectric pocket concepts. This device also uses a 1µm wide turret with a 3nm gate oxide. The retrograde channel thickness was set at 10nm and the doping concentration was 1x10 16 cm -3 As. A relatively thin pocket is required to avoid problems associated with nucleation when growing subsequently the epitaxial retrograde layer; the thickness of the SiO 2 dielectric pocket was set at 10nm for these simulations. For both technologies the drain contact was assumed to be at the top of the turret and the source contact at the bottom, although in practice, the device may be operated in both modes.
Device architecture

Results
The transfer characteristics for a 50nm channel, retrograde/pocket device shown in figure 2 ), illustrate the effect of increasing the body doping concentration from 2x10 18 cm -3 to 1x10 19 cm -3 . The threshold voltage for a body doping of 2x10 18 cm -3 was found to be 0.03V using the extraction method given in [3] and the off-current was 2.3µA. These are clearly unacceptable values for circuit operation. A threshold voltage of -0.23V with an offcurrent of 6.2nA was obtained with a body doping of 5x10 18 cm -3 and this is acceptable for sub-1.5V supply circuits to maintain drive capability and avoid excessive offstate power consumption. Devices have been demonstrated with such high levels of body doping [4] . The effects on the threshold voltage of channel reduction are shown in figure 3 ). The simulations were performed for both technologies at Vds = 0.1V and Vds = 1V. Threshold voltage roll-off occurs for devices with channel lengths smaller than approximately 150nm for both baseline and retrograde/pocket variations demonstrating the slight leverage that the concepts bring to Vt roll-off [1] . The very significant reduction in threshold voltage demonstrates the advantage of introducing the retrograde channel layer. The maximum transconductance for both technologies is given in figure 5 ). Values of 1230mS/mm and 1190mS/mm were obtained for the retrograde/pocket and baseline technologies respectively. The difference between the two variants is again not constant and reduces with the reducing channel length. The subthreshold slope for the retrograde/pocket device is about 5mV/decade worse than that of the baseline technology. Further optimisation of retrograde channel width and doping density is required to reduce this slope.
The output characteristics for both technologies are shown in figure 6 ). The gate voltage is stepped by 0.5V from 0.5V to 1.5V. These characteristics serve to demonstrate the enhanced performance that can be obtained using these concepts. Note that impact ionisation was 'turned-off' for these initial simulations, to allow faster convergence and to obtain a first cut design. The output characteristics for the retrograde/pocket device with impact ionisation switched on are shown in Figure  7 ) which demonstrates that the device can operate safely at 1V supply voltage. 
Conclusions
The results of this initial investigation serve to demonstrate the feasibility for a vertical MOS device concept that can achieve 50nm channel length. The structure includes a dielectric pocket at the top of the turret which can prevent out diffusion from the drain into the channel. A retrograde channel is used to reduce the threshold voltage of the device. Simulations of the device predict good sub-threshold and output characteristics coupled with relatively low off-state leakage currents.
